Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L8	716	(PLL or (phase adj locked adj loop)) and (integer with (divider or synthesizer)) and (fractional with (divider or synthesizer))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L9	555	(PLL or (phase adj locked adj loop)) and (integer with (divider or synthesizer)) same (fractional with (divider or synthesizer))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 13:37
L10	496	(PLL or (phase adj locked adj loop)) and (integer with (divider or synthesizer)) with (fractional with (divider or synthesizer))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 13:37
L11	496	((PLL or (phase adj locked adj loop))) and ((integer with (divider or synthesizer)) with (fractional with (divider or synthesizer)))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 13:39
L12	42	(second adj (PLL or (phase adj locked adj loop))) and ((integer with (divider or synthesizer)) with (fractional with (divider or synthesizer)))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 13:39
L17	3	transmit with receive with (two adj dipole adj antenna)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 18:17
L18	16	transmit\$4 with receiv\$3 with (two adj dipole adj antenna)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 18:17

L19	5	(first adj ((phase adj locked adj loop) or pll)) with ((second adj ((phase adj locked adj loop) or pll)) with (VCO or (voltage adj controlled adj oscillator))) and mobile adj station	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 18:10
L20	155	transmit\$4 with receiv\$3 and (two adj dipole adj antenna)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 18:17
L21	5	transmit\$4 with receiv\$3 and (two adj dipole adj antenna) and pll	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR .	ON	2007/01/23 18:18
L22	5	transmit\$4 same receiv\$3 and (two adj dipole adj antenna) and pll	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 18:18
L23	5	transmit\$4 and receiv\$3 and (two adj dipole adj antenna) and pll	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 18:18
L24	178	transmit\$4 and receiv\$3 and (two adj dipole adj antenna)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 18:19
L25	. 89	transmit\$4 and receiv\$3 and (two with dipole with antenna) and pll	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 18:19

L26	88	transmit\$4 same receiv\$3 and (two with dipole with antenna) and pll	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 18:19
L27	88	transmit\$4 with receiv\$3 and (two with dipole with antenna) and pll	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 18:19
L28	7	("5107335"   "5423085"   "5432855"   "5436927"   "5633898"   "5727030"   "5768321").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2007/01/23 19:37
L29	67331	internal and antenna	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 19:42
L30	2879	internal adj antenna	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 19:42
L31	4	internal adj antenna and tranceiver	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 19:42
L32	887	internal adj antenna and transceiver	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 19:43

L33	131	internal adj antenna with transceiver	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 19:43
L34	3	internal adj antenna with transceiver and pll	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:03
L35	5	internal adj antenna same transceiver and pll	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 19:44
L36	20	internal adj antenna and transceiver and pll	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR .	ON	2007/01/23 19:44
L37	1	WO99/08456	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 19:53
L38	107	"08456"	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 19:53
L39	2	"99/08456"	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR ·	ON	2007/01/23 19:53

L40	5	"9908456"	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 19:53
L41	2	internal adj antenna with TDMA	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:05
L42	8	internal adj antenna same TDMA	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:09
L43	195	internal adj antenna and TDMA	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:09
L44	4460	375/376	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:45
L45	155	8 and 44	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L46	1	"10/396118"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46

L47	89	(first adj ((phase adj locked adj loop) or pll)) with ((second adj ((phase adj locked adj loop) or pll)) with (VCO or (voltage adj controlled adj oscillator))) and ((mobile adj station) or MS or (base adj station))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L48	184	(first adj ((phase adj locked adj loop) or pll)) with ((second adj ((phase adj locked adj loop) or pll)) with (VCO or (voltage adj controlled adj oscillator)))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L49	62	(first adj synthesizer) and (second adj synthesizer) and ((phase adj locked adj loop) or pll)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L50	1	"10/664850"	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR .	ON	2007/01/23 20:46
L51	2	"6,489,818".pn.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L52	0	"10664850"	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L53	282	(first adj ((phase adj locked adj loop) or pll)) same ((second adj ((phase adj locked adj loop) or pll)) with (VCO or (voltage adj controlled adj oscillator)))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:50

L54	381	(first adj ((phase adj locked adj loop) or pll)) and ((second adj ((phase adj locked adj loop) or pll)) with (VCO or (voltage adj controlled adj oscillator)))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L55	1636	(first adj ((phase adj locked adj loop) or pll)) and (second adj ((phase adj locked adj loop) or pll))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L56	89	(first adj ((phase adj locked adj loop) or pll)) with ((second adj ((phase adj locked adj loop) or pll)) with (VCO or (voltage adj controlled adj oscillator))) and ((mobile adj station) or MS or (base adj station) or CDMA or wlan)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L57	418	peregrine	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L58	12	peregrine and pll	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L59	184	(first adj ((phase adj locked adj loop) or pll)) with ((second adj ((phase adj locked adj loop) or pll)) with (VCO or (voltage adj controlled adj oscillator)))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L60	10	("5038115"   "5072195"   "5302919"   "5374904"   "5382922"   "5414390"   "5559473"   "5579184"   "5657359"   "5734301").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2007/01/23 20:46

L61	2	"5838730".pn.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L62	3	"7003686".pn.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L63	2	"4720688".pn.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L64	1	(first adj ((phase adj locked adj loop) or pll)) with ((second adj ((phase adj locked adj loop) or pll)) with (VCO or (voltage adj controlled adj oscillator))) and ( wlan)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L65	2	pe3291 .	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L66	0	peredrine	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L67		pe3292	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46

L68	2	(first adj ((phase adj locked adj loop) or pll)) and ((second adj ((phase adj locked adj loop) or pll)) and (VCO or (voltage adj controlled adj oscillator))) and ( wlan)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L69	2	"6090648".pn.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L70	0	(first adj ((phase adj locked adj loop) or pll)) with ((second adj ((phase adj locked adj loop) or pll)) with (VCO or (voltage adj controlled adj oscillator))) WITH SERIE and ((mobile adj station) or MS or (base adj station) OR CDMA)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L71	0	("2005/0062547").URPN.	USPAT	OR	ON	2007/01/23 20:46
L72	2	"20060085662".pn.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L73	2	"5875186".pn.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L74	1	(first adj ((phase adj locked adj loop) or pll)) with ((second adj ((phase adj locked adj loop) or pll)) and (VCO or (voltage adj controlled adj oscillator))) and ( wlan)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L75	2	"6594508".pn.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46

L76	2	"6181923".pn.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:46
L77	2	(first adj ((phase adj locked adj loop) or pll)) same ((second adj ((phase adj locked adj loop) or pll)) and (VCO or (voltage adj controlled adj oscillator))) and ( wlan)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR .	ON	2007/01/23 20:46
L78	41	44 and 53	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:53
L79	11	44 and 56	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/23 20:50





#### **IP SERVICES**



Home IP Services PatentScope

Patent Search

Results of searching in PCT for: wo99/08456: 1 record

Showing record 1 to 1 of 1:

[Search Summary]

Refine Search

wo99/08456





Title

Pub. Date

Int. Class

**Applicant** 

1. (WO 1999/008456) COMMUNICATION SYSTEM 18.02.1999 **UTILIZING HOST SIGNAL PROCESSING** 

H04B 1/38

**COMSYS COMMUNICATION &** SIGNAL PROCESSING LTD.

A communications system utilizing host signal processing techniques particularly applicable to cellular communication system devices that are integrated with a system that incorporates a general purpose CPU running a multitasking operating system, e.g., a portable or handheld computer. The cellular communication system includes a cellular modem, cellular control/protocol function and an RF module (234). Additional components include a voice codec, analog modem and optional speaker phone. Conventional cellular communication systems typically utilize a dedicated DSP processor, a controller, memory devices and analog circuitry to implement cellular system functionality. Some of the processing tasks

that are adapted to execute on the host CPU (...

**Search Summary** 

RSS a

WO99/08456: 1 occurrence in 1 record.

Search Time: 0.04 seconds.

Enter Web Address: http://

Take Me Back

₹

Adv. Search Compare Archive Pages

184 Results

\* denotes when site was updated.

Searched for http://www.peregrine-semi.com

	2004
າ 23, 2007	2003
1996 - Jar	2002
for Jan 01,	2001
rch Results	2000
Search	1999
	1998
	37

	7	43	Jan 29 Jan 29 Jan 30 Jan 30 Apr 16 Apr 03 Apr 16 Jun 25 Jun 25 Jun 25 Aug 22 Aug 22 Aug 22 Aug 22 Aug 22
	2004	44 pages	* Jan 22, 2004  * Feb 08, 2004  Mar 24, 2004  Mar 29, 2004  May 08, 2004  May 18, 2004  Jun 12, 2004  Jun 19, 2004  Jun 26, 2004  Jun 27, 2004  Jun 26, 2004  Jun 26, 2004  Jul 27, 2004  Aug 06, 2004  Aug 06, 2004  Aug 06, 2004
23, 2007	2003	24 pages	Jan 30, 2003 Feb 10, 2003 Feb 13, 2003 Feb 13, 2003 Mar 25, 2003 Mar 27, 2003 Apr 09, 2003 Jun 21, 2003 Jun 21, 2003 Jun 24, 2003 Jun 24, 2003 Oct 14, 2003 Oct 14, 2003 Dec 09, 2003 Dec 09, 2003 Dec 09, 2003 Dec 09, 2003 Dec 20, 2003 Dec 20, 2003
ı, 1996 - Ja	2002	23 pages	Heb 10, 2002  Mar 28, 2002  Mar 30, 2002  May 26, 2002  May 26, 2002  May 26, 2002  Jun 03, 2002  Jul 21, 2002  Jul 21, 2002  Aug 02, 2002  Sep 23, 2002  Sep 23, 2002  Sep 28, 2002  Sep 29, 2002  Nov 21, 2002  Nov 26, 2002
s tor Jan 0'	2001	14 pages	Feb 02, 2001 Feb 03, 2001 Feb 03, 2001 Feb 24, 2001 Mar 01, 2001 Mar 02, 2001 May 21, 2001 Jun 23, 2001 Dec 06, 2001
Search Results tor Jan 01, 1996 - Jan 23, 2007	2000	12 pages	Apr 20, 2000 Apr 20, 2000 Apr 25, 2000 May 06, 2000 May 11, 2000 May 20, 2000 Jun 19, 2000 Jun 19, 2000 Jun 23, 2000 Jun 23, 2000 Dec 04, 2000 Dec 06, 2000
Sex	1999	6 pages	* Feb 08, 1999 *  * Feb 22, 1999 *  * Feb 22, 1999 *  Apr 24, 1999 *  Oct 13, 1999 *
	1998	3 pages	Sep 07, 1997 * Jun 30, 1998 * Jan 25,   Apr 16, 1997 * Dec 12, 1998 * Feb 22,   Jun 25, 1997 * Dec 12, 1998 * Feb 22,   Apr 24,   Apr 27,   Apr
	1997	4 pages	Dec 21, 1996 * Feb 07, 1997 * Jun 30, 1998 *  Apr 16, 1997 * Dec 01, 1998 *  Jun 25, 1997 * Dec 12, 1998 *  Oct 13, 1997 *
	1996	1 pages	Dec 21, 1996

drjatorres@gmail.com	Search History	My Account	Sign out
----------------------	----------------	------------	----------

Google

Web Images Video News Maps more »

"first phase locked loop" "second phase locked Search Preferences

Web Results 1 - 4 of about 5 for "first phase locked loop" "second phase locked loop" VCO "mobile static

Tip: Try removing quotes from your search to get more results.

Antenna and cable monitoring for radio base station - Patent 6594508

The second phase locked loop functions in a similar manner to the first phase locked loop described above. Specifically, the cable loss phase detector 636 ... www.freepatentsonline.com/6594508.html - 70k - Cached - Similar pages

Automatic frequency control circuit and method of automatic ...

Hereupon, the first voltage controlled oscillator (VCO) 301 outputs oscillation frequency (f). The first phase locked loop circuit (PLL circuit) 302 ...

www.patentstorm.us/patents/6181923-description.html - 86k - Cached - Similar pages

<u>Dynamic wireless local area network with interactive ...</u>
The **first phase-locked loop**, called the low frequency (LF) phase-locked loop 3900, generates a reference signal for the **second phase-locked loop**, ...
www.patentstorm.us/patents/5875186-description.html - 170k - <u>Cached</u> - <u>Similar pages</u>

[PDF] Derwent

File Format: PDF/Adobe Acrobat - <u>View as HTML</u> and shift of **VCO** voltage to region outside linear region. ... second phase-locked loop circuit receives the **first phase-locked loop** output ... scientific.thomson.com/ts/media/dw/productpdfs/itppdfs/itelosc.pdf - <u>Similar pages</u>

In order to show you the most relevant results, we have omitted some entries very similar to the 4 already displayed.

If you like, you can repeat the search with the omitted results included.

Get organized for the new year with Google Desktop.	
"first phase locked loop" "second phase Search  Search within results   Language Tools   Search Tips   Dissatisfied? Help us improve	

<u>Google Home</u> - <u>Advertising Programs</u> - <u>Business Solutions</u> - <u>About Google</u>

©2007 Google

drjatorres@gmail.com | Search History | My Account | Sign out

Google

Web Images Video News Maps more »

"first phase locked loop" "second phase locked Search Preferences

Web Results 1 - 10 of about 464 for "first phase locked loop" "second phase locked loop" VCO . (0.50 second phase locked loop" VCO .

Radio-Electronics.Com :: PLL Frequency Synthesizer Tutorial
The second phase locked loop, PLL, has the divider set to 19, ... In turn this means that the frequency of the VCO must operate at 29.9 MHz. ...
www.radio-electronics.com/info/receivers/synth\_basics/synth\_basics.php - 33k - Cached - Similar pages

Phase-locked loop circuitry for programmable logic devices ...
a second phase-locked loop circuit configured to respond to the output of the ... the voltage controlled oscillator (VCO) circuitry is configured to produce ...
www.freepatentsonline.com/6469553.html - 61k - Cached - Similar pages

Stereo and dual audio signal identifying system - Patent 5432855 a second phase-locked-loop locking phase between an externally generated ... and generating an AM-detected output, a first phase-locked-loop locking phase ... www.freepatentsonline.com/5432855.html - 23k - Cached - Similar pages [More results from www.freepatentsonline.com]

### [PDF] OCRed document

File Format: PDF/Adobe Acrobat

The **first phase locked loop** synchronizes the frequency of **VCO** and the line. synchronization pulses from the ... comparator of the **second phase locked loop** ... ieeexplore.ieee.org/iel1/30/1683/00044286.pdf?arnumber=44286 - <u>Similar pages</u>

#### CIPO - Canadian Patent Database - Claims - 1257337

... including a first voltage-controlled oscillator (VCO) for generating an ... a second phase-locked loop, wherein the first phase-locked loop includes a ... patents1.ic.gc.ca/claims?patent\_number=1257337&language=X - 16k - Cached - Similar pages

#### Frequency synthesizer - US Patent 4720688

**first phase-locked loop** means having a first voltage-controlled oscillator ... a **second phase-locked loop** having a second **VCO** st at a variable frequency ... www.patentstorm.us/patents/4720688-claims.html - 24k - <u>Cached</u> - <u>Similar pages</u>

VCO having voltage-to-current converter and PLL using same - US ...

A phase-locked loop circuit having a **first phase-locked loop** that synchronizes to a data pulse string and a **second phase-locked loop** that synchronizes to a ...

www.patentstorm.us/patents/5302919-claims.html - 22k - <u>Cached</u> - <u>Similar pages</u>
[ <u>More results from www.patentstorm.us</u> ]

### United States Patent: 4293825

R. The **second phase locked "loop**" L2 receives the sum frequency f.sub.o +f.sub.R coming from the **first phase locked "loop**" and a frequency f.sub.**vco** coming ... www.wikipatents.com/patenthtml.php?id=4293825 - 20k - <u>Cached</u> - <u>Similar pages</u>

Superheterodyne tranceiver with bilateral first mixer and dual ...

A first phase locked loop circuit is coupled to the first mixer. ... The preferred PLL 38 includes a voltage controlled oscillator 101 (VCO) which has an ...

www.wikipatents.com/5423076.html - 166k - Cached - Similar pages

[ More results from www.wikipatents.com ]

EP979000 Thomson european software patent - Phase lock loop with ... The second phase locked loop, which for example, operates at the same frequency, ... [0004] The response of the **first phase locked loop** may be optimized for ... gauss.ffii.org/PatentView/EP979000 - 64k - <u>Cached</u> - <u>Similar pages</u>

> Result Page: 1 2 **Next**

Download Google Pack: free essential software for your PC

"first phase locked loop" "second phage Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google ©2007 Google

About Us

Newsroom

4. CLOCK RECOVERY CIRCUIT

**Advisory Board** 


Submit Web Site

Help

Contact Us

	Basic Search		Advanced Search Searc	h Preferences	
	"first phase locked loop  Journal sources Prefe	·		Search  Exact phrase	
Se	Found:: :All of the words:"first p  Found:: :265 total   0 journal re  Sort by:: :relevance   date	-	•	·	•
1.	Frequency synthesizer and method Heymann, Roland, UNITED STAT PATENT, Aug 2003invention the second phase loc locked loop 1 , whichpoint. The includesoscillator (VCO 2 ) 14 ar of whose VCO (voltageoscillator Full text available at patent off view all 264 results from Patent Of similar results	cked loop 2 is prosected l	TRADEMARK OFFICE fovidedpath of the locked loop 2 also rst phase locked loep is contacted loop is contacted loop.	first phase  op downstream nnected go to LexisNexis	Re us fo an ca de div err
_ 2.	Clock generator for generating intessignal  Mano, Ryuji / Yoshimura, Tsute OFFICE GRANTED PATENT, May 20each other. First phase-locked locked loop L 11 has theFIG. 4 VCO characteristicsstate. In sec Full text available at patent off view all 264 results from Patent Of similar results	omu, UNITED ST. 103 loop L 11 has th when first phas ond phase-lock ice. For more in	ATES PATENT AND Tonecircuit O 11 of fise-locked loop L 11 ed loop L 21, contr	rst phase- L has high-speed rol go to CarisNexis-	int int pil su sy sy tin
<b>3.</b>	Synchronous generating circuit deviated both  Kurata, Hirotaka, Tokyo, JP, UN GRANTED PATENT, Jan 1979sub.2. The first phase-locked locked locked locked locked locked locked loop phase-locked loop phase-locked loop is so Full text available at patent off view all 264 results from Patent Of similar results	loop PLL.sub.1 cop PLL.sub.2ou sub. 1the first varranged ice. For more in	TENT AND TRADEMA omprises a first VCO tput of the VCO is d VCO 1 is stabilized	ARK OFFICE  1, a firstFIG. elayedagain, .2 and the	Vic Oi A

KUPFER, Theodor, PATENT COOPERATION TREATY APPLICATION, Nov 2002 ...holdover state, the VCO and the VCXO are locked...digital data signal. The VCO follows the VCXO, which...5 data signal, the VCO and the VCXO must enter...noise ratio includes a first phase locked loop circuit operating 30...the data signal, a second phase locked loop circuit for operating... Full text available at patent office. For more in-depth searching go to \*\*LexisNexis\*\* view all 264 results from Patent Offices similar results 5. METHOD AND APPARATUS FOR REDUCING OSCILLATOR NOISE BY NOISE-**FEEDFORWARD** DENT, Paul W., PATENT COOPERATION TREATY APPLICATION, Oct 2000 ...includes a first phase- locked loop circuit 12...14 and a second phase- locked loop circuit 16. The first phase-locked loop circuit 12...oscillator (VCO) 18 which...MHz. The VCO 18 of the first phase-locked loop 12 is preferably... Full text available at patent office. For more in-depth searching go to CexisNexisview all 264 results from Patent Offices similar results 6. Frequency synthesizer for broadcast telephone system having multiple assignable frequency channels Paneth, Eric, Givataiim, IL, UNITED STATES PATENT AND TRADEMARK OFFICE GRANTED PATENT, Aug 1989 ...frequency. The first phase- locked loop 12 includes a first VCO 26, a mixer...filter 34. The second phase- locked loop 14 includes...includes a first phase-locked loop connected to a second phase-locked loop for enhancing...resolution. The first phaselocked loop includes...oscillator (VCO) for generating... Full text available at patent office. For more in-depth searching go to LexisNexisview all 264 results from Patent Offices similar results **7.** Frequency synthesizer for broadcast telephone system having multiple assignable frequency channels Paneth, Eric, UNITED STATES PATENT AND TRADEMARK OFFICE GRANTED PATENT, Nov 1988 ...frequency. The first phase-locked loop 12 includes a first VCO 26, a mixer...filter 34. The second phase-locked loop 14 includes...includes a first phase-locked loop connected to a second phase-locked loop for enhancing...resolution. The first phaselocked loop includes...oscillator (VCO) for generating... Full text available at patent office. For more in-depth searching go to LexisNexisview all 264 results from Patent Offices similar results **8.** Method and apparatus for reducing oscillator noise by noise-feedforward Dent, Paul W., Pittsboro, NC, UNITED STATES PATENT AND TRADEMARK OFFICE GRANTED PATENT, Jul 2000 ...includes a first phase-locked loop circuit 12...14 and a second phase-locked loop circuit 16. The first phase-locked loop circuit 12...oscillator (VCO) 18 which...between the first phase-locked loop circuit...102 and the second phase-locked loop circuit...controlling the VCO 50. The provision... Full text available at patent office. For more in-depth searching go to LexisNexisview all 264 results from Patent Offices similar results 9. Apparatus and method for controlling a phase-locked loop circuit Audinot, Pascal / Henwood, Andrew M., UNITED STATES PATENT AND TRADEMARK OFFICE GRANTED PATENT, Nov 2003 ...telephone. A first phase-locked loop generates...operation of the first phaselocked loop being under...control. A second phase-locked loop generates...frequency



	similar results
15.	Television synchronizing signal reproducing apparatus  Munezawa, Kazushi, Tokyo, JP / Tsuru, Tashihiko, Tokyo, JP, UNITED STATES  PATENT AND TRADEMARK OFFICE GRANTED PATENT, Aug 1984composite video signal; a first phase- locked loop circuit for producing a firsthorizontal synchronizing signal; a second phase-locked loop circuit for producing a secondvoltage controlled oscillator (VCO) resposive to the outputdividing the output of said VCO to provide said first signal  Full text available at patent office. For more in-depth searching go to  LexisNexist view all 264 results from Patent Offices  similar results
16.	METHOD AND APPARATUS FOR VERTICALLY LOCKING INPUT AND OUTPUT VIDEO SIGNALS  TARACI, Brian, Richard / TROUNG, Duy, Duc, PATENT COOPERATION TREATY APPLICATION, Mar 2002  This invention describes a method and apparatus for vertically locking input and output video frame rates. The output vertical sync pulse is locked in phase with the input vertical sync pulse, regardless of the input format and frequency. The output  Full text available at patent office. For more in-depth searching go to texisNexisview all 264 results from Patent Offices similar results
17.	Low jitter phase-locked loop with duty-cycle control O'Brien, David E. / Sheen, Timothy W. / Hutner, Marc R. / Mittelbrunn, Michael A. / Sabil, Abdelkebir, UNITED STATES PATENT AND TRADEMARK OFFICE GRANTED PATENT, Mar 2002feedback of the PLL 712 / 714 , and the VCO 916 converts a voltage from the loop filtereach divide the output frequency of the VCO by a predefined constant. The PGA amplifiesthe PLL and has the effect of dividing the VCO frequency by a constant "N." The second Full text available at patent office. For more in-depth searching go to LexisNexis view all 264 results from Patent Offices similar results
18.	Frequency synthesizer  Yabuki, Hiroyuki / Makimoto, Mitsuo, UNITED STATES PATENT AND TRADEMARK  OFFICE GRANTED PATENT, Jul 1994 frequency of the second phase-locked loop circuit 16that of the first phase-locked loop circuit 9frequency of the second phase-locked loop circuit 16that of the first phase-locked loop circuit 9that the second phase-locked loop circuit 16  Full text available at patent office. For more in-depth searching go to View all 264 results from Patent Offices  similar results
19.	Frequency synthesizer  Yabuki, Hiroyuki / Makimoto, Mitsuo, EUROPEAN PATENT, Sep 1993output of the second phase-locked loop circuit. Afterswitched to the first phase-locked loop circuit, thegain of the second phase-locked loop circuit isthat of the first phase-locked loop circuit. Furthermorethat of the first phase-locked loop circuit 9preferable that the second phase-locked loop circuit 16  Full text available at patent office. For more in-depth searching go to LexisNexis-view all 264 results from Patent Offices similar results
20.	Lock detector for a dual phase locked loop system  Fernandez-Texon, Francisco, UNITED STATES PATENT AND TRADEMARK OFFICE  GRANTED PATENT, Jun 2002

...locked condition. Master PLL 12 produces a VCO clock signal 24 which, when frequency divided...22 . Similarly, slave PLL 14 produces a VCO clock signal 36 which, when frequency divided...lead or lag a predetermined number of its VCO clock cycles within a predetermined number...

Full text available at patent office. For more in-depth searching go to LexisNexisview all 264 results from Patent Offices similar results

Sponsored links

PLL Synthesizers Research product information, order samples, check pricing & much more. www.AnalogDevices.com

*∷:fast* 

**Results Pages:** [<< Prev] 1 2 3 4 5 6 7 8 9 10 11 12 13 14 [Next >>] back to top

> Downloads | Subscribe to News Updates | User Feedback | Advertising Tell A Friend | Terms Of Service | Privacy Policy | Legal

> > Powered by FAST © Elsevier 2007





About Us

Newsroom

Advisory Board

Submit Web Site

Help

Contact Us

Basic Search				Advanced Search Sear	ch Preferences	
		"first phase lock	ed loop" AND "second p	hase locked loc	Search	
		✓ Journal sources	Preferred Web sources	✓ Other Web sources	Exact phrase	
Searche	d for::	:All of the words:"	first phase locked loop" /	AND <b>"second phase lo</b>	cked loop" AND VCO	AN[
Fo	ound::	:3 total   0 journ	al results   <u>3 preferred w</u>	<u>reb results</u>   0 other w	veb results	
Sor	rt by::	:relevance   date	<u>.</u>			
<u></u>	Save chec	ked results	Email checked results	Export checked resul	lts -	Or
Ke PA	etonen, NTENT, J	<b>Veli-Pekka</b> , <i>UN</i> ul 2003	ing for radio base static ITED STATES PATENT A mobile station 110 is	ND TRADEMARK OF		Al
th	e <b>mobil</b>	<b>e station</b> 110 ar	nd the radio basesigna (VCTCXO or <b>VCO</b> ) 410	als (signals from a <b>n</b>	nobile station to	
Fu <u>vi</u> e	ıll text	available at pat results from Pate	ent office. For more i			•
Ka G/  ph	awano, RANTED from the nase loc	Osamu / Inaga PATENT, Jan 200 mobile station ked loop circuit	n control unitoscillator from the <b>mobile stat</b>	TES PATENT AND TI (VCO) 301 outputs tion control unitos	RADEMARK OFFICEf). The first	
Fu <u>vie</u>	ıll text	available at pat results from Pate	l phase locked loop ci ent office. For more i		go to 🍘 LexisNexis	•
DI BI B. A Ea (ty	ISTRIBU IBA, Ke / CRIP wireless ich station ypically ull text	TED CONTROL  nneth J. / BELA  PPS, Peter K., PA  network has a d  on in the network  frequency hoppir  available at pat  results from Pate	NGER, Philip H. / BANATENT COOPERATION To istributed control protocolor (listens to traffic on the ingradio transmissions upon the ingradio transmission upon transmission upon transm	UGH, William N. / REATY APPLICATION col using carrier sense network communic sing spread spectrui	ROSEN, David I, Jan 1995 se mutiple access. ations channel m). Based	-

Sponsored links

PLL Synthesizers


Research product information, order samples, check pricing & much more. www.AnalogDevices.com

:::fast

Downloads | Subscribe to News Updates | User Feedback | Advertising Tell A Friend | Terms Of Service | Privacy Policy | Legal

Powered by FAST © Elsevier 2007







About Us

Newsroom

Advisory Board

Submit Web Site

Help

Contact Us

n	_	ci	_	•	_	_	_	_	۱.
ж	_	c.	^		Δ	2	•	~	n

Advanced Search Search Preferences

		"first phase locked loop" AND "second phase locked loc Search	
		✓ Journal sources ✓ Preferred Web sources ✓ Other Web sources ☐ Exact phrase	
Sear	ched for::	:All of the words:"first phase locked loop" AND "second phase locked loop" AND VCO	AN[
,	Found::	:2 total   0 journal results   2 preferred web results   0 other web results	
	Sort by::	:relevance   date	
	RECEIVE BOOS, Z ist ein Frequenz unterstür sowie ein Full text	Export checked results  ER, ESPECIALLY FOR MOBILE RADIO COMMUNICATION  Zdravko, EUROPEAN PATENT, Apr 2003  als PLL-Regelkreis ausgeführter VCO gezeigt, der über einen (n:m)- zvervielfacherCodevielfachzugriff (Code Division Multiple Access, CDMA) tzt werden. In dem den zweitenT, einen spannungsgeregelten Oszillator VCO  n Schleifenfilter LF. Ebenso wie t available at patent office. For more in-depth searching go to  LexisNexis 2 results from Patent Offices esults	Or Al
<b>2.</b>	TRANSCE KEREN, Multipl frequence locked I Full text	Yossi, PATENT COOPERATION TREATY APPLICATION, Jun 2002 le Access (CDMA), Time Divisioncomprises a first phase locked loop, a cymixer. The first phase locked loop comprisessignal. The second phase loop comprisessignal from first phase locked loop and to control t available at patent office. For more in-depth searching go to LexisNexis 2 results from Patent Offices	jur

..:fast

Downloads | Subscribe to News Updates | User Feedback | Advertising Tell A Friend | Terms Of Service | Privacy Policy | Legal

Powered by FAST © Elsevier 2007



Home | Login | Logout | Access Information | Alerts |

### Welcome United States Patent and Trademark Office

☐ Search Results

**BROWSE** 

**SEARCH** 

**IEEE XPLORE GUIDE** 

Results for "(( ( first pll<in>metadata ) <and> ( second pll<in>metadata ) )) <and> (pyr ..." Your search matched 0 documents.

☑ e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

**Modify Search** 

**New Search** 

(( ( first pll<in>metadata ) <and> ( second pll<in>metadata ) )) <and> (pyr >= 1950 <a

Check to search only within this results set

» Key

**IEEE JNL** 

IEEE Journal or

Magazine

**IEE JNL** 

IEE Journal or Magazine

IEEE CNF

**IEE CNF** 

**IEEE Conference** 

Proceeding

IEE Conference

Proceeding

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistan

search.


IEEE STD IEEE Standard

Help Contact Us Privacy &:

© Copyright 2006 IEEE -

Indexed by ធា inspec







Submit Web Site About Us Newsroom Advisory Board Help Contact Us **Basic Search** Advanced Search Search Preferences Search "first pll" AND "second pll" AND wlan ✓ Journal sources ✓ Preferred Web sources ✓ Other Web sources ☐ Exact phrase :All of the words:"first pil" AND "second pil" AND wlan Searched for:: Found:: :1 total | 0 journal results | 1 preferred web results | 0 other web results Sort by:: :relevance | date Save checked results Email checked results Export checked results Or 1. METHOD FOR CLOCK SYNCHRONIZATION OF WIRELESS 1394 BUSES FOR NODES Αl CONNECTED VIA IEEE 802.11 LAN

BENNETT, Jeff, PATENT COOPERATION TREATY APPLICATION, Dec 2004 ...the master to a second PLL. This use of a second PLL allows for error...to that of the first PLL 225 of the master...communication 214 with WLAN devices 213...Alert 216. The first PLL 225 is preferably...master to the second PLL 235. The second... Full text available at patent office. For more in-depth searching go to LexisNexis

similar results

:::fast

Downloads | Subscribe to News Updates | User Feedback | Advertising Tell A Friend | Terms Of Service | Privacy Policy | Legal

Powered by FAST © Elsevier 2007

#### **NEW PRODUCT!**

PE3341 - 2.7 GHz Integer-N PLL w/ EEPROM Register



Check out Peregrine's newest product offerings...

#### **DISTRIBUTION**



Richardson Electronics Ltd. has become Peregrine Semiconductor's Global Distributor for highperformance RF devices.

### **High-Performance Phase Locked Loops**



# PE3291 - 1.2 GHz / 550 MHz Dual Fractional-N FlexiPower PLL for Frequency Synthesis

The PE3291 is a dual fractional-N FlexiPower phase-lock loop (PLL) IC designed for frequency synthesis and fabricated on Peregrine's patented UTSi? CMOS process. Each PLL includes a FlexiPowerTM prescaler, phase detector, charge pump and on-board fractional spur compensation.

The FlexiPower prescalers are supplied power on dedicated pins and can operate at a substantial power savings at voltages as low as 0.8 volts, while allowing a 3 volt charge pump supply. For 3 volt only systems, on-chip voltage regulation may be used to generate the prescaler power supplies.

The prescaler power supply may be provided externally or internally regulated down from Vdd. In a typical 950 MHz application the total curreconsumed by the PLL is 2.1 mA. Operation at reduced current levels provides significant battery life extension. The PE3291 allows the system designer to minimize power consumption by controlling the voltage on the prescaler.

PE3291 provides fractional-N division with power-of-two denominator values up to 32. This allows comparison frequencies up to 32 times the channel spacing, providing a lower phase noise floor than integer PLLs. T 32/33 RF prescaler (PLL1) operates up to 1.2 GHz and the 16/17 IF prescaler (PLL2) operates up to 550 MHz.







**TSSOP Evaluation Kit:** 

#### **Application Notes**

- AN3 Using the PE3291 in Narrow Band/Paging Applications
- AN4 Using the PE3291/92 in CDMA Applications
- AN5 Using the PE329x Series Fractional-N PLL's
- AN6 Minimizing Phase Noise, Spurs, Lock Time and IDD for CDMA Applications

#### **Evaluation Kit Documentation**

EK MANUAL




**BCC Evaluation Kit:** 

SCHEMATIC

B. OF MATER.

SCHEMATIC )



< PE3342

- Select a Peregrine Product Line -

PE32

Online ordering provided by Richardson Electronics,

All Datasheets are in PDF format, please download ti





free Acrobat Reader from Adobe to view them.

<u>Home | News | Products | About | Careers | Sales | Contact</u>

Peregrine Semiconductor Corp. 6175 Nancy Ridge Drive, San Diego, CA 92121 (858) 455-0660, Fax (858) 455-0770

(636) 433-0660, FdX (636) 433-0770

Peregrine, Peregrine Semiconductor Corp., UTSi, and logo are all registered trademarks of Peregrine Semiconductor Corp.

TOP 🛦

Faregrine Somiconductor 🕟 1-250-453-5555 🕟 Info@perogrinz-somicom